ຮັບສ່ວນຫຼຸດພິເສດຕາມປະລິມານ, ອັບເດດລາຄາຂາຍສົ່ງ ແລະ ການແຈ້ງເຕືອນສິນຄ້າໃໝ່ສົ່ງກົງເຖິງອິນບັອກຂອງທ່ານ.
ໂດຍການສະໝັກສະມາຊິກ, ທ່ານຍອມຮັບ ເງື່ອນໄຂການໃຫ້ບໍລິການ ແລະ ນະໂຍບາຍຄວາມເປັນສ່ວນຕົວ ຂອງພວກເຮົາ.
ເຂົ້າເຖິງຜູ້ຊ່ຽວຊານທີ່ໄດ້ຮັບການຢັ້ງຢືນຂອງພວກເຮົາໂດຍກົງ
Stratix V GX development board
Featured device: 5SGXEA7N2F45C2N
EPM2210F324C3N, MAX® II 324-pin CPLD
FPGA configuration
Fast Passive Parallel (FPP) configuration
1-Gb flash storage for two configuration images (factory and user)
On-board USB-Blaster™ II cable for use with the Quartus® II Programmer, Nios® II software and System Console
JTAG header for external USB-Blaster cable
Memory
Twelve 2-Gb DDR3 SDRAM
Two 72-Mb QDR II SRAM
General user input/output
Four user push buttons
Two DIP switches
Eight user LEDs
Two-line character LCD
Ten configuration status LEDs
Components and interfaces
10/100/1000 Ethernet PHY and RJ-45 jack
48 transceiver channels
Two channels for SMA interface
Four channels for SFP+ interface
Eight channels for QSFP interface
10 channels for CFP interface
24 channels for Interlaken interface
Temperature measurement circuitry
Die temperature
Power
19-V DC input
2.5-mm barrel jack for DC power input
On/off power slide switch
On-board power measurement circuitry
Altera's 100G Development Kit, Stratix® V GX Edition enables a thorough evaluation of 100G designs by allowing you to:
